

6449732

09/467 669




Figure 1




Figure 2

09/467669




Figure 3




Figure 4




Figure 5B




Figure 5A

09/467669




Figure 6

09/467669




Figure 7

09/467,669




Figure 8A

09/467,669




Figure 8B

Figure 9
Figure 9A
Figure 9B




Figure 9A

09/467,669

09/467669





Figure 9B

09/467669



09/467669




Figure 10B

Figure 1 is a block diagram of a three-stage LMP system. The system consists of three main stages: Upstream LMP (90), MY LMP (91), and Downstream LMP (92). Each stage contains a central block (U, M, D) with sub-blocks uL, uC, dL, dC, and a central block T. The stages are interconnected via paths (90a, 90b, 90c, 90d, 91a, 91b, 91c, 91d, 92a, 92b, 92c, 92d) and a central path (92). The diagram shows the flow of information from the Upstream LMP to the MY LMP and then to the Downstream LMP, with various feedback paths and control signals.

Figure 11A




Figure 11B

09/467669




Figure 12




Figure 13

09/467669




Figure 14

09/467669




Figure 15




Figure 16




Figure 17

09/467,669




Figure 18A




Figure 18B

09/467669




Figure 18C




Figure 18D

09/467669




Figure 18E




Figure 19A




Figure 19B

09/467669




Figure 20A

09/463669




Figure 20B

09/467,669




Figure 21A

09/467669




Figure 21B




Figure 22A




Figure 22B

09/467,669




Figure 23A

09/467669




Figure 23B

77






Figure 25